Design of RNS-based distributed arithmetic DWT filterbanks
نویسندگان
چکیده
The need for both speed and increased precision in modern digital signal processing (DSP) applications represents a serious implementation obstacle. This paper explores the arithmetic benefits provided by the residue number system (RNS) for the design of such systems. Concretely, the fusion of the RNS with the popular distributed arithmetic (DA) is considered for the implementation of a discrete wavelet transform (DWT) filter bank. An exhaustive comparison of the advantages of RNS-DA over the traditional two’s complement design, 2C-DA, is carried out for field-programmable logic (FPL), and cell-based ASIC technologies. The results show that the reported RNS-DA methodology, compared to a traditional 2C-DA design, enjoys a significant performance advantage that increases with precision.
منابع مشابه
Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic
Currently there are design barriers inhibiting the implementation of high-precision digital signal processing (DSP) objects with field programmable logic (FPL) devices. This paper explores overcoming these barriers by fusing together the popular distributed arithmetic (DA) method with the residue number system (RNS) for use in FPL-centric designs. The new design paradigm is studied in the conte...
متن کاملA Proposed Architecture for Residue Number System based 1D 5/3 Discrete Wavelet Transform using Filter Bank and Lifting Scheme
This paper presents a novel architecture for a Residue Number System (RNS) based 1D 5/3 Discrete Wavelet Transform (DWT) implementation by using a combination of Filter Bank (FB) and Lifting Scheme (LS). It is designed to modify the architecture of existing binary lifting scheme based 5/3 DWT and RNS based Filter Bank (FB) 5/3 DWT. In this proposed architecture, non-binary RNS arithmetic operat...
متن کاملAnalysis of RNS-FPL Synergy for High Throughput DSP Applications: Discrete Wavelet Transform
This paper focuses on the implementation over FPL devices of high throughput DSP applications taking advantage of RNS arithmetic. The synergy between the RNS and modern FPGA device families, providing built-in tables and fast carry and cascade chains, makes it possible to accelerate MAC intensive real-time and DSP systems. In this way, a slow high dynamic range binary 2’s complement system can ...
متن کاملEfficient Reverse Converter for Three Modules Set {2^n-1,2^(n+1)-1,2^n} in Multi-Part RNS
Residue Number System is a numerical system which arithmetic operations are performed parallelly. One of the main factors that affects the system’s performance is the complexity of reverse converter. It should be noted that the complexity of this part should not affect the earned speed of parallelly performed arithmetic unit. Therefore in this paper a high speed converter for moduli set {2n-1, ...
متن کاملRNS implementation of FIR filters based on distributed arithmetic using field-programmable logic
Field-programmable logic (FPL) densities and performance have steadily improved, allowing DSP solutions to be integrated on a single FPL chip. The primary limitation of FPLs, in DSP-centric applications, is their intrinsically weak arithmetic performance compared to DSP microprocessors and ASICs. In some cases, distributed arithmetic (DA) has been used to mask FPL arithmetic inadequacies. The R...
متن کامل